signature=0e42fe6b348b65f88748ba8ecefece12,Low power BIST
摘要:
In the last years designers have mainly concentrated on low power consumption in mobile computing devices and cellular phones. In this paper, new solutions for reducing the switching activity of BIST environment for the scan-organized Built-In Self-Test (BIST) architectures is presented. The key idea behind this technique is based on the design of a new structure of LFSR to generate more than one pseudo random bit per one clock pulse. Theoretical calculations were hardware verified in two digital system design environments: WebPACK ISE by Xilinx and Quartus II by Altera. Power consumption measure tools were Xilinx XPower and Altera PowerPlay Power Analyzer Tool. The practical verification covers the power consumption of the Test Pattern Generator (TPG) as well as the complete BIST. The obtained results are over a dozen percent better compared to similar works.
展開
總結
以上是生活随笔為你收集整理的signature=0e42fe6b348b65f88748ba8ecefece12,Low power BIST的全部內容,希望文章能夠幫你解決所遇到的問題。
- 上一篇: android drawpath填充,A
- 下一篇: 预装鸿蒙系统的手机,首款预装鸿蒙系统的手